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Abstract
We present temperature dependent I−V measurements of short channel MoS2 field effect devices
at high source-drain bias. We find that although the I−V characteristics are ohmic at low bias, the
conduction becomes space charge limited at high VDS and existence of an exponential distribution
of trap states was observed. The temperature independent critical drain-source voltage (Vc) was
also determined. The density of trap states was quantitatively calculated from Vc. The possible
origin of exponential trap distribution in these devices is also discussed.
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The MoS2-based transistors have drawn a considerable interest in recent years because
of their wide variety of applications like high on/off ratio transistor1, phototransistor2, non-
volatile memory device3, tunnel barrier transistor4,5, photodetector6 etc. Although the de-
vice architectures with MoS2 has been well-explored, there are only few studies on the
fundamental aspects of these devices like low mobility, localized electronic states, strongly
disordered electronic landscape. The localized nature of electronic states has been reported
by different groups and was explained either by variable range hopping (VRH)7,8 or tem-
perature dependent activated behavior9,10 but the origin of such strong disorder remained
unaddressed. It was suggested that the substrate trap charges might be responsible for the
localization7 because ultrathin flakes are often found to be influenced more by substrate
induced external potentials. On the other hand many similar low mobility systems such as
organic semiconductors11,12 and reduced graphene oxide transistors13 have been investigated
where traps were found to originate from bulk due to structural inhomogeneity inside the
materials. The present work was motivated to find whether the manifestation of strong
localization in MoS2 is substrate effect or there is some generic source of disorder in the bulk
of MoS2.
It is well-known that distribution of trap states can be addressed by measuring I − V
characteristics at high source-drain bias when device characteristics are determined by space
charge limited conductivity (SCLC). The SCLC occurs when the injected carrier density(n)
at high VDS exceeds the intrinsic carrier density(n0) of the material at that temperature (T ).
For a trap free solid, the SCLC theory predicts that although the I−V characteristic is ohmic
at low VDS, it changes to JMG =
9
8
µε0εr
V 2
L3
, which is known as Mott-Gurney relation (J
is current density whereas µ, εr and L are mobility, relative permitivity and length of
the solid between two electrodes). In the presence of exponential trap charge distribution
h(E) = Nt
kBTc
e−E/kBTc in the solid, the current-voltage relation becomes14,
JT =
µNc
qm−2
(
2m− 1
m
)m (ε0εr(m− 1)
Ntm
)l
V m
L2m−1
(1)
where Nt and Tc are the total trap density and characteristic temperature of the trap dis-
tribution, Nc is the effective density of states in conduction band, m =
Tc
T
+ 1. When the
measurements are done at T ≤ Tc, m ≥2. Therefore the exponent becomes 2 at Tc and
monotonically increases as T decreases below Tc. This technique has already been widely
used to explore the nature of trap states in past particularly for low mobility devices13,15,16.
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In this study, we perform output characteristics (I − V ) of short channel MoS2 transistors
at high source drain bias i.e. longitudinal electric field. We find that at low VDS the I − V
characteristics are ohmic i.e. IDS ∝ V mDS, where m = 1 but as the electric field increases
m increases from one and reaches m ≈ 2 at room temperature. The exponent m further
increases monotonically as temperature decrease, indicating a trap dominated SCLC.
Single layer of MoS2 sheets were exfoliated using bilk MoS2 crystals (SPI supplies) on 285
nm degenerately doped Si/SiO2 wafers by micromechanical cleavage technique using scotch
tape. Before exfoliation, the Si/SiO2 wafers were thoroughly cleaned by RCA1 (5:1:1 of
H2O:NH4OH:H2O2) solution for 15 minutes and then in acetone and isopropyl alcohol in a
ultrasonic bath. The layer number were identified using optical microscope color contrast17
and Raman spectroscopy18. The devices were prepared by ebeam lithography, metallization
of 50 nm Au and liftoff in hot acetone. The channel lengths were kept smaller(typically from
80-200 nm) to achieve high longitudinal electric field at relatively lower VDS. A schematic
of the 2-probe device is shown in Figure 1a whereas the inset of Figure 1b shows the SEM
image of Dev1 (see table). The transfer characteristic (I − VBG, shown in Figure 1b, was
measured using lockin technique. From the transfer characteristics, all the devices were
found to be highly n-doped even at VBG = 0 V and the threshold voltage (VT ) was below
VBG = − 40 V in most of the devices (see supplementary Figure S1 and Table 1). The
field effect mobility (µFE) was calculated from the slope of I − VBG graph (Figure 1b) for
all the devices which came out to be about 0.3-2 cm2/Vs (see Table 1).
The output characteristics (I − V ) were measured at various temperature using two
DC voltage sources (Keithley 2400) acting as VDS and VBG. Figure 1c shows the I − V
characteristics near room temperature at different VBG. It is clear from the graph that the
I−V characteristics are highly symmetric and linear for VDS ≤ 100 mV (see supplementary
for detail). This can be attributed to the quasi-ohmic nature of the contacts between MoS2
and Au, already discussed in literature19. It has also been recently reported from a density
functional theory (DFT) calculation that the interface of MoS2-Au contact becomes metallic
which can give rise of ohmic contact20. Moreover, experimental determination of work
function reveals that for single layer MoS2, its work function reaches 5.1 eV from the bulk
value 4.5 eV, which is similar to the work function of Au21, indicating a high possibility
of ohmic contact at the interface. In our experiment, we see that the I − V characteristics
slowly become non-linear as VDS increases but always remain symmetric indicating absence
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of dominant Schottky barrier at the junction. Although, many experimental studies have
recently reported current saturation at high VDS in presence of high gate electric field
22–24, we
saw a strong increase in current after the ohmic regime till breakdown (see supplementary).
Figure 1d represents output characteristics till VDS = 2 V at VBG = 0 V at different T .
Two important things to note are as follows: (i) the I − V characteristics are symmetric
with a non-linearity which increases as T decreases and (ii) strongly T dependent in the
experimental temperature range. These observations effectively eliminate any significant
effect of Schottky barrier or field induced tunneling (direct or Fowler-Nordheim tunneling)
in the conduction process.
The room temperature I − V characteristics of three different devices are plotted in
Figure 2a in log-log scale. We found that for VDS ≤ 500 mV, IDS ∝ V mDS with m = 1,
indicating ohmic conduction in the sample. With further increase of VDS the curves deviated
from linearity and became IDS ∝ V mDS with m ≈ 2. This suggest an initiation of trap-free
space charge limited conductivity regime. Although space charge limited conductivity may
originate from drain induced barrier lowering (DIBL) in short channel devices, we exclude
their dominance owing to the recent report19, showing extreme robustness of MoS2 devices
against short channel effects. The temperature dependent of I − V characteristics for Dev
5 are shown in Figure 2b. We found the slope of the curve at T = 285 K to be 1.7,
which is little less than theoretically predicted value m = 2. We also saw the exponent m to
be little lower than 2 in few other devices near room temperature. Probably this happens
because room temperature is greater that Tc for these devices i.e. the devices have higher
free electron concentration than the trapped ones. We see that as temperature goes down
to 205 K, the exponent m reaches 2 and monotonically decreases with further lowering of
temperature and reaches 3 at 105 K (Figure 2c). These observations clearly reveals existence
of exponentially distributed trap states in the ultra-thin MoS2 devices.
One of the key aspect of trap limited space charge conductivity is that the density of the
trap states (Nt) can be quantitatively determined from the experimentally measured I − V
characteristics. It is believed that as VDS increases the trap states slowly get filled up by
injected charge carriers. At a critical VDS, conductivity of the sample become independent
of T i.e the I−V characteristics of different temperatures intersect each other. This critical
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TABLE I: Details of the devices:
Device Dimension (L×W) a VT b µFEc Vc (V) Nt (1017cm−3)
Dev 1 0.08× 1.6 >> - 40 0.7 3 1.6
Dev 2 0.09× 1.7 >> - 40 1.4 3.2 1.7
Dev 3 0.17× 1.9 ∼ - 15 0.4 - -
Dev 4 0.16× 1.9 > - 40 0.5 3 1.6
Dev 5 0.22× 2.0 ∼ - 40 0.8 4.3 2.3
Dev 6 0.16× 1.3 ∼ - 70 0.7 2.8 1.5
aboth dimensions in µm
bin V (approx.)
cin cm2/Vs at 295 K (approx.)
voltage is called Vc and given by
15,
Vc =
qNtL
2
2ε0εr
. (2)
Therefor Vc can be obtained by extrapolating the I − V curves at different T . This has
been illustrated in Figure 2c, where we extrapolate the I−V characteristics at T=205, 163,
124, 105 K. The extrapolated lines intersect each other at a critical VDS= 4.3 V and trap
density can be estimated to be ∼ 2.3×1017 cm−3 for Dev 5 (see the table for other devices).
We believe that these traps originate from the bulk of the crystal and they are not interface
trap states as discussed in a previous study7.
We additionally study how the I − V characteristics change with increasing free carrier
density in the channel using the backgate. It is obvious that as the free carrier density
increases more and more trap states will be filled at VDS=0 V. As a result the effective
density of trap states will reduce. Therefor Vc will decrease with increasing VBG owing to the
equation 2. This has been illustrated in Figure 3, where we plot the I −V characteristics of
the same device at VBG = 0, 20 and 40 V. The critical source-drain voltage Vc was calculated
for VBG = 0 and 20 V by extrapolating the I − V curves at 80, 110, 140, 175K yielding
Vc= 2.8 and 2.2 V respectively (Figure 3a,b). With further increase of VBG to 40 V, the I−V
curves intersect each other at 1.4 V(Figure 3c). We did not include the 230, 262 K data
because we believe that at these elevated T (typically T > 200 K) the free carrier density
slowly exceeds the trapped ones and calculation of Vc from equation 1 is not appropriate
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anymore. This can be easily understood from Figure 3c, where I − V characteristics at
T = 80, 110, 140 and 175 K intersect each other, the graphs at 230 and 262 K show no
signature of intersection till VDS= 2 V.
The origin of trap states in ultra-thin MoS2 transistor remain controversial till date. Ex-
perimentally it was found that the charge transport is governed by charged impurity scatter-
ing7 and presence of a high-k dielectric environment can improve the mobility by orders of
magnitude1,25, which leads to a prediction that the uncompensated dangling bonds at SiO2
surface acts as trap states and strongly affects the carrier conduction in MoS2
7. However,
our present measurement confirms that apart from the substrate there is an exponentially
distributed trap states in MoS2 which might be more influential for carrier localization. To
explore this quantitatively we use the value of Nt and calculate the correlation energy (T0) of
variable range hopping, known to be the transport mechanism in ultrathin MoS2 devices
7.
Assuming that the trap charges are distributed in an energy bandwidth of eVc, we find
T0 =
1
kBξ3(Nt/eVc)
to be 2× 105 - 2× 104 K using typical localization length ξ ≈ 10− 20 nm,
which agrees well with experimentally observed T0 values
7. It is believed that exponential
trap distribution arises due to surface defect or structural disorder in the bulk of the sam-
ple13,26. Similarly inhomogeneity in MoS2 may arise from external doping entity or point
defects such as sulphur vacancies27 (responsible for n-type doping) in crystal lattice. More-
over, it has also been predicted that presence of atmospheric oxygen can lead to a minute
oxidation of MoS2 to form MoO3 at the surface
28 which can lead to structural disorder giving
rise to trap states as found in case of reduced graphene oxide transistors13.
In conclusion, we study temperature dependent I − V characteristics in short channel
MoS2 transistors at high VDS i.e. longitudinal electric field. We find that the conduction is
space charge limited at high VDS with an exponentially distributed trap states. The trap
density was qualitatively calculated measuring the temperature independent critical voltage
Vc. We also discuss possible origin of such exponetial trap distribution.
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FIG. 1: (a) Schematic of a 2-probe single layer MoS2 device on Si/SiO2 wafer. (b) Transfer
characteristic of Dev 2 at room temperature and VDS = 10 mV. Field effect mobility was calculated
from the slope of the curve as shown with the black line. Inset shows the SEM image of Dev 1
with scale bar 150 nm. (c) I−V characteristics of Dev 6 at room temperature and VBG from 50 V
to -20 V with 10 V gap. (d) I − V characteristics of Dev 4 at VBG=0 V at 80, 160, 200, 240 and
297 K.
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FIG. 2: (a) I − V characteristics of three different devices at room temperature and VBG = 0 V.
(b) I − V characteristics of Dev 5 at different temperatures at VBG = 10 V. (c) Extrapolation of
105, 124, 163, 205 K data derived from Figure 2b to extract Vc.
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FIG. 3: Determination of Vc from the temperature dependent I − V characteristics for Dev 4 at
(a) VBG = 0 V, (b) 20 V, (c) 40 V. The characteristics were taken at 80, 110, 140, 175, 230 and
262 K.
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A. Transfer characteristics for all the devices:
I−VBG characteristics of all the devices with VDS = 4 mV at T = 295 K, showing large
negative threshold voltage VT and high n-doping.
-80 -40 0 40 80
10
-11
10
-9
10
-7
I D
S
 (
A
)
V
BG
 (V)
 Dev 1
 Dev 2
 Dev 3
 Dev 4
 Dev 5 
 Dev 6
V
DS
 = 4 mV
FIG. 4: I − VBG characteristics of all the devices at 295 K for VDS = 4 mV.
B. Ohmic I − V characteristics at low VDS:
All the measurements were done with the devices which showed symmetric I − V char-
acteristics around VDS = 0 at all T as a function of VBG.
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FIG. 5: I − V characteristics of a typical device near room temperature for VDS≤100 mV which
show an ohmic conduction.
C. Breakdown of channel at high VDS:
We found the space charge limited conductivity regime after the ohmic regime with a
sudden change in exponent of VDS. With a further increase of VDS, breakdown of the
channel material was observed. For the device presented here the breakdown field was
2.7×105 V/cm.
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FIG. 6: I − V characteristics of a Dev 2 which showed breakdown at a high longitudinal electric
field.
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D. Representation of I − V characteristics in semilog graph:
The carrier transport mechanism for phonon-assistant tunneling, Schottky barrier man-
ifest themselves with an exponential increase of current as a function of VDS. To eliminate
effective contribution of those precesses in our device we plot the I − V characteristics in a
semilog graph. Our data does not show a linear variation of current with VDS.
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FIG. 7: I − V characteristics of a Dev 3 which showed breakdown at a high longitudinal electric
field.
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